A detailed description of the application of the convergent beam electron diffraction ͑CBED͒ technique for studying strain propagation in the Si 1−x Ge x / Si blanket wafers as well as silicon-based metal-oxide-semiconductor field-effect transistors is presented. Specifically, a simple and robust experimental procedure and analysis for silicon lattice strain measurement using the CBED technique is detailed in this article. The use of focused ion beam milling allows for better control of the thickness and site-specific analysis, especially for nanoscaled devices. A pictorial representation of the analytical conditions for the higher order Laue zone lines in CBED patterns is also reported in this work. Based on the Si lattice strain measurement results, we determined that a thin buffer layer of SiO x N y incorporated below the Si 3 N 4 overlay film could render the uniaxial channel strain less compressive. Stress studied on Si 1−x Ge x / Si blanket wafers reveals that a steeper SiGe compositional gradient would induce larger biaxial strain in the underlying Si substrate and hence a smaller amount of misfit dislocations.
I. INTRODUCTION
To have a better understanding of the interfacial stress on the underlying substrate, there is a need for strain characterization down to the nanoscale volume of the sample. Conventional stress measurement tools such as micro-Raman spectroscopy and x-ray diffraction are typically concerned with the macroscopic picture and give us an averaged value. Point-to-point quantification of the strain would therefore allow a spatially resolved measurement of stress propagation in the solid. This would provide us with a means of tailoring the amount of strain in the substrate by adjusting the processing conditions or the dimensions of the neighboring geometric structures.
Presently, a technique based on analyzing the shift in higher order Laue zone ͑HOLZ͒ lines in convergent beam electron diffraction ͑CBED͒ patterns is the only strain measurement method capable of determining localized strain fields. The positions of these lines are very sensitive to changes in lattice parameters. 1 Using this technique, Toda et al. analyzed the stress induced by the shallow trench isolation ͑STI͒ in nanoscaled devices and obtained a good correlation between the strain distribution in the channel region and the electrical characteristics. 2 On the other hand, Stuer et al. reported the influence of processing conditions on the strain distribution at different layers before the devices are processed fully, and showed that wet pregate oxidation coupled with small structures increased the stress around the STI structures. 3, 4 Despite the increasing interest and reports on CBED strain measurement, little attention was paid in the past to the experimental and the analytical procedures. There are some inherent technical problems associated with the CBED strain measurement technique which are not explicitly mentioned in the past reports. For instance, conventional sample preparation standard procedures which include sawing, gluing, ultrasonic drilling, mechanical lapping, dimpling, and ion beam milling to perforation, if used for nanoscaled devices, may not allow precise control of the location and sample geometry. Moreover, the methods may not allow good control of the thickness of the sample and are time consuming. Furthermore, the diffraction pattern quality depends on the thickness of the sample in the analyzed region. If the specimen is too thin, the HOLZ lines become broad and their contrast is reduced markedly. On the contrary, if the specimen is too thick, there is too little intensity in the CBED pattern. In addition to technical difficulties in sample preparation, the basis for the underlying assumptions used in the analysis of the CBED patterns is not clearly stated. In particular, the differences in the analytical conditions between uniaxial and biaxial strain have not been clearly elucidated.
In this article, we describe a simple and robust sample preparation procedure for CBED strain measurement. Additionally, we also provide pictorial representation of the analytical conditions for uniaxial and biaxial stress effect during a͒ Electronic mail: g0202196@nus.edu.sg the simulation. The uniaxial strain analysis was applied to quantify the mechanical strain induced by different overlay nitride films along the channel region in which the overlay film was assumed to exert a one-dimensional strain onto the channel. 5, 6 On the other hand, the biaxial analysis was implemented on the Si 1−x Ge x / Si heterostructures to obtain the intrinsic strain values in which the top SiGe film exerts a biaxial stress on the underlying silicon substrate due to lattice mismatch. 7 The localized strain results obtained for the different nitride films correlate well with other characterization data like macroscopic wafer curvature stress measurement and electrical performance. The biaxial strain results obtained for Si 1−x Ge x / Si heterostructures allows us to look into the effect of the compositional gradient of the SiGe on the equilibrium conditions of the Si substrate.
II. EXPERIMENTAL PROCEDURES FOR CBED STRAIN MEASUREMENT

A. Sample description
The effect of the uniaxial stress was investigated on n-channel metal-oxide-semiconductor field-effect transistors ͑MOSFETs͒ with channel width/length ͑W / L͒ of 10/ 0.12 m, fabricated using 0.13 m complementary MOS technology. In the study, a comparison was made between two overlay nitride films: ͑a͒ a single 300 Å layer of Si 3 N 4 and ͑b͒ a stacked layer comprising of a thin layer of silicon oxynitride ͑SiO x N y ͒ capped with 300 Å Si 3 N 4 deposited by plasma-enhanced chemical vapor deposition. On the other hand, the biaxial stress analysis was carried out on the Si 1−x Ge x / Si heterostructures deposited by low-pressure chemical vapor deposition. The Ge composition in the graded layer increased from the buffer layer to the silicon substrate. A comparative study was made between two thicknesses of the graded layer ͑G1 and G2͒ and hence different grading gradients, in which G1 and G2 samples referred to thin and thick graded layers, respectively.
B. CBED sample preparation
The use of focused ion beam ͑FIB͒ milling for sample preparation provides greater ease of aiming at the precise sample location, hence allows for site-specific analysis and offers a more robust technique of controlling the uniformity of the sample thickness. This is necessary to ensure reliable CBED strain analysis but is difficult to control using the conventional polishing method. The specimens were first prepared by manually polishing the sample to a thickness of 30 m in the ͓110͔ direction. After polishing, the prethinned sample was glued onto a copper grid and FIB milling was applied until the area of interest was about 0.25 m thick. 8 The relaxed fraction for a sufficiently homogeneously strained volume of the crystal, although present, is assumed to be negligible if distinct HOLZ lines are obtained. 9 This method permits a direct electron beam through the specimen and thereby aids greatly in enhancing the contrast of the HOLZ lines obtained. A copper grid that contains carbon film as is often used to contain FIB-cut transmission electron microscope ͑TEM͒ specimens, however, would reduce the resolution of the CBED patterns obtained. Additionally, the above procedure also allows the use of plasma cleaning of the specimens before loading into the microscope. This helps to clean the specimen's surface effectively and further enhance the clarity of the patterns.
C. CBED measurements
The diffraction patterns were captured using a Tecnai F20 TEM equipped with a field-emission gun and a Gatan imaging filter at an electron acceleration voltage of 200 kV in the ͗230͘ zone axis. The scanning transmission electron microscopy mode was used to collect the CBED patterns at specific locations with a probe beam size of about 2 nm. The semiconvergence angle of the beam was about 18 mrad and the spatial resolution was estimated to be about 10 nm. Using CBED, the standard deviation of the measured strain was 1.8ϫ 10 −4 . 1 The strain is measured by finding the best fit ͑minimizing 2 value͒ between the HOLZ line intersections in the experimental and the simulated diffraction patterns using the kinematical approach. 10, 11 Typically, a measurement line was drawn across the region to be analyzed and the number of points to be investigated along the line was defined. An automation mode could then be set to capture the patterns and this helped to ease the process of CBED pattern acquisition. The use of energy filtering for zero-energy-loss imaging helped to reduce the background inelastic scattering considerably so that the contrast in the CBED patterns was enhanced when taken at room temperature. ͗230͘ beam direction was chosen as it requires a tilt angle of only 11.3°f rom the ͗110͘ orientation and the projection effect induced along the direction normal to the wafer axis is much smaller than that for the alternative ͗130͘ zone axis. 9 However, the above analysis is only carried out in regions where distinct HOLZ line patterns are captured and the deformation may be relatively weak. To determine the initial stress state of the bulk structure, the stress relaxation at the surface of a specimen especially near the interfacial region, cannot be neglected.
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D. Strain tensor determination
For TEM analysis, is very small and the Bragg's diffraction law can be approximated as
where d hkl is the interplanar spacing for the ͕hkl͖ set of planes and is the Bragg angle. Since d hkl = a / ͱ h 2 + k 2 + l 2 for silicon which has a cubic structure and ϰE −1/2 , the following relation can be obtained:
where a is the lattice constant of silicon and E is the electron acceleration voltage. Differentiating Eq. ͑2͒ with respect to a and but keeping the electron acceleration voltage constant, we get
Differentiating Eq. ͑2͒ with respect to and E but keeping the lattice parameter constant ͑unstrained͒, we get
From Eqs. ͑3͒ and ͑4͒, we can see that both lattice strain and variation in the electron acceleration voltage can induce changes in the position of the HOLZ lines. A small shift in the electron acceleration voltage can thus be misinterpreted as strain. To correct for this, it is essential to determine the effective acceleration voltage initially. This is done by simulating the CBED pattern taken from the unstrained part of the silicon substrate using the JEMS software package of Stadelmann. 13 The lattice parameters of the region to be analyzed were determined by comparison with simulations and were then used to calculate the strain components. The strain tensor components can be calculated from the crystal lattice parameters ͑a X , a Y , a Z , ␣, ␤, and ␥͒ as follows:
with a Si = 0.54309 nm, the lattice parameter of perfect silicon.
Since the majority of MOSFETs are fabricated on Si ͑001͒ substrates along the ͗110͘ direction, the strain tensor values obtained from Eq. ͑5͒ are subsequently transformed from the original crystallographic axes ͑X͓100͔, Y͓010͔, and Z͓001͔͒ about the Z axis to those in a device axis to allow for better understanding of the influence of different material layers on the electrical performance of the devices so that a direct correlation between the strain tensors and the electrical characteristics can be established. A pictorial representation for the analytical conditions will be illustrated in Figs. 1-4 . The expressions for the ⑀ x and ⑀ y strain tensors for the device structure in the x -y plane are as shown in Eqs. ͑6͒ and ͑7͒, where the angle is defined as the deviation from the X͓100͔ axis ͑see Fig. 1͒: 14 
For device structure, the axes system is defined as x͓110͔, y͓110͔, and z͓001͔ as shown in Fig. 2 . The x and y axes are rotated by 135°about the Z axis from the XY axes position, suggesting = 135°and the strain tensors for the real structure would be as follows:
Usually, the number of independent parameters to be determined can be reduced and this would facilitate the analysis of the CBED patterns. Two different types of strain phenomena: biaxial and uniaxial, will be discussed in the next section.
Biaxial strain analysis
When SiGe is grown epitaxially on the Si substrate, the Si atoms underneath are described as being subjected to biaxial tension and distorted tetragonally in the macroscopic framework. 7, 15 Small microscopical strains in the lattice may exist depending on the distance from the stressors. The strain would incur changes in the tetrahedral angle in the planes both parallel ͑along x͓110͔ and y͓110͔ directions͒ and perpendicular ͑along ͓001͔ direction͒ to the interface ͑see Fig.  2͒ . Under the above condition, the same amount of distortion would be induced along the X͓100͔ and Y͓010͔ crystallographic directions and the angle ␥ depends on the coherence between the Si substrate and the SiGe layer. 7 For these, the following relations can be obtained ͑see Fig. 3͒ :
A further reduction in the number of independent parameters can be obtained by the following condition in which the orthogonality of the angles along the edges of the unit cell is preserved:
Thus, under biaxial stress, the number of independent parameters can be reduced from six to two ͑a X and a Z ͒.
Uniaxial strain analysis
Incorporation of the nitride capping film exerts a longitudinal mechanical compressive strain onto the gate electrode, hence creating a uniaxial strain channel along the x͓110͔ direction. 5, 6 This would again generate the same amount of distortion along the X͓100͔ and Y͓010͔ crystallographic directions and Eqs. ͑11͒ and ͑12͒ still apply. To obtain the strain components for the device structure, Eqs. ͑8͒ and ͑9͒ can therefore be further simplified into
Additionally, under uniaxial stress conditions, planar strain approximation in which only strain in the x -z plane is nonzero ͑see Fig. 2͒ , is assumed and the following relation ͑see Fig. 4͒ can be derived:
Subjected to the above conditions, the number of independent parameters to be determined can only be reduced from 6 to 3 ͑a X , a Z , and ␣͒. However, because of the constraint imposed by the planar strain approximation, the y strain component which is in the y͓110͔ direction is assumed to be zero. For all the above strain analysis, a positive sign of the strain component is associated with a tensile strain and a negative sign with a compressive strain in the silicon substrate.
III. RESULTS AND DISCUSSIONS
A. Uniaxial stress case study: Overlay film stress Figure 5 shows a cross-sectional bright field TEM image of a MOSFET with a stacked nitride overlay film. The five CBED measurement positions ͑numbered 1-5͒ from the source to the drain contacts are indicated and the CBED patterns are as shown in Fig. 5 . The x axis is taken to be along the channel while the z axis is normal to the substrate surface. Distinct HOLZ line patterns were obtained at a distance of about 150 nm from the gate oxide/silicon substrate interface. Figure 6͑a͒ compares the longitudinal ⑀ x strain variation of the Si 3 N 4 / SiO x N y and Si 3 N 4 overlay nitride film samples, measured from the source to the drain contacts. For positions below the source and drain contacts ͑positions 1 and 5͒, the horizontal lattice strain of both samples depicts tensile characteristics ͑⑀ x Ͼ 0͒. This is attributed to the compressive overlying nitride film which exerts a tensile strain in the substrate underneath. However, at position 3, which is directly below the gate electrode, a compressive strain ͑⑀ x Ͻ 0͒ is observed. This agrees well with a previous study which asserted the phenomenon to the geometric effect in which the lattice strain below the gate electrode for a shortchannel MOSFET was determined predominantly by the stress exerted onto the sidewall of the gate electrode by the nitride film.
2 Besides these, we can also see that the single stacked Si 3 N 4 overlay film sample exhibited a larger spatial variation for the horizontal ⑀ x strain component when compared to the dual stacked Si 3 N 4 / SiO x N y film sample. Contrary to Fig. 6͑a͒ , the magnitude of the vertical ⑀ z strain component is opposite to that of ⑀ x as shown in Fig. 6͑b͒ .
Our strain results from CBED therefore suggest that the thin SiO x N y beneath the Si 3 N 4 layer offers a cushioning ef-fect to the compressive stress induced by the Si 3 N 4 overlay nitride film. Furthermore, these results obtained are in good agreement with the stress measurements obtained from the blanket wafers using the wafer bowing technique listed in Fig. 6͑a͒ . The relief in the compressive stress for the dual stacked sample can be rationalized by the more relaxed structural configuration of the SiO x N y in which the presence of the oxygen atom helps to add flexibility to the nitride film. As a consequence of the reduced compressive strain, it has further been shown in the electrical characterization that incorporating a thin layer of SiO x N y underneath the Si 3 N 4 overlay film has resulted in an improvement in the electron mobility and drive current in n-channel MOSFETs but without much impact on the p-channel MOSFETs. progressively at a small step away from the graded layer/ bulk Si interface and detection was carried out continuously. When the measurement line was placed about 150 nm from the graded layer/bulk Si interface, distinct HOLZ patterns in which the stress is nearly constant within the probed area, can be obtained for sample G1 as shown in Fig. 7͑c͒ . However, when the probe beam was placed at the same distance away from the interface, HOLZ bands in which the HOLZ lines split into bands, were obtained for sample G2. An example of the CBED pattern of sample G2 obtained from the measurement line is depicted in Fig. 7͑d͒ . The above observation was related to the homogeneity of the analyzed volume near the interface. A poor quality diffraction pattern may be associated with a nanoregion consisting of different types of deformation ͑surface relaxation, strain field gradient, or geometry boundary effects of the dislocations͒ while a good quality diffraction pattern is attributed to a large homogeneously strained nanovolume of the crystal. This suggests that for G2, a greater amount of distortions are generated in the silicon lattice near the interface and this is probably related to the Ge compositional gradient in the graded layer. The CBED patterns obtained therefore provide an insight into the relaxation mechanism of the silicon lattice near the interface. Since the CBED technique is very sensitive to the localized behavior of the analyzed volume, a good signal obtained for the CBED patterns can be attributed to a region which is free of defects or steep field gradient. Figures 8 and 9 show the ⑀ XX and ⑀ ZZ strain profiles obtained for G1 and G2, respectively, in the crystallographic orientations and the horizontal axis indicates the position of the electron probe beam from the graded layer/bulk Si substrate interface. For each sample, five diffraction patterns were simulated at a particular distance away from the interface. From both Figs. 8 and 9 , we can see that XX Ͼ 0 and ZZ Ͻ 0. The observations obtained suggest that the silicon layer near the interface of the lattice-mismatched films was subjected to small local lattice distortion. Comparing the two samples, we can see that G1 depicts a larger ⑀ XX strain magnitude, suggesting that the silicon lattice is highly strained underneath the compositionally graded SiGe films. Furthermore, it requires a longer distance away from the graded layer/bulk Si substrate interface before the silicon lattice is completely undistorted. Based on the strain distribution profile obtained, sample G1 is associated with a steeper strain slope, which hence suggests that the lattice distortion obtained in the interfacial region is predominantly due to misfit dislocations rather than steep strain field gradient. In addition to these, for both G1 and G2 samples, we do not observe any significant variation for ⑀ ZZ strain along the ͓001͔ direction. Hence, the use of Poisson ratio, a macroscopic quantity, for understanding strain distribution, may not be applicable to the localized behavior of a few nanometer volume element. 17 We suggest that the CBED results obtained for the two samples may be attributed to the minimum free energy criterion based on the theoretical predictions proposed by Matthews in which the total energy of a film material above its critical thickness is given by: [18] [19] [20] 
The first term is the elastic strain energy E ⑀ and the second term is the energy of the dislocation network E ␦ . The energy of the heteroepitaxial systems aims to reach the minimum value at the thermodynamic equilibrium condition in which the lattice misfit f at the interface is accommodated between dislocations ␦ and strain ⑀ in such a way that f = ⑀ + ␦. 21 In this case, elastic distortion seems to be more energetically favorable for sample G1 than for sample G2, which has a thicker graded layer and hence a more gentle compositional gradient. However, the exact explanation for the observations obtained need further investigation.
IV. CONCLUSIONS
In this article, we have outlined a detailed description of strain analysis using the CBED technique for advanced technological applications. We have shown that the methodology works on both the device structures and blanket wafers under uniaxial and biaxial stress, respectively. From the results, we can see that CBED measurements permit us to tailor the channel strain by making modifications to the capping layer of the MOSFETs and study the influence of compositional gradient of SiGe on the equilibrium structural condition of the underlying Si substrate. Hence, the CBED technique, in conjunction with the implemented experimental procedure, could allow us to design high performance devices and look into the relaxation mechanism for heteroepitaxial systems with greater ease and efficiency.
